Tutorial on Optimizing Machine Learning for Hardware

Prof. Warren Gross and Prof. Brett H. Meyer Department of Electrical and Computer Engineering McGill University Montreal, Canada

> EPEPS 2019 Montreal, QC October 6, 2019



Acknowledgements

 Source materials from http://cs231n.stanford.edu/, http://www.rle.mit.edu/eems/publications/tutorials, and other sources



Arash Ardakani



Loren Lugosch

This tutorial

Part 1

- Introduction to neural networks
 - Convolutional neural networks
- Techniques for optimizing neural networks for hardware
 - Data flow
 - Model compression (quantization and pruning)

Part 2

- Finding a good deep neural network model for a given AI processor
 - Design space exploration

Deep Neural Networks





DNN Timeline

- 1940s Neural networks were proposed
- 1960s Deep neural networks were proposed
- 1989 Neural net for recognizing digits (LeNet)
- 1990s Hardware for shallow neural nets (Intel ETANN)
- 2011 Breakthrough DNN-based speech recognition (Microsoft)
- 2012 DNNs for vision start supplanting hand-crafted approaches (AlexNet)
- 2014+ Rise of DNN accelerator research (Neuflow, DianNao...)









Google

Le at al, ICML 2012

Recognize human and cat faces in video 16,000 cores 100 kW



Google⁻

Le at al, ICML 2012

Recognize human and cat faces in video 16,000 cores 100 kW

What about machine learning at the edge?

Privacy / regulation Low-power Latency











CNN/FC/RNN models with varied block-size/precision

Network	Tiny YOLO	LSTM	FC
Dataset	DataDJI	TIMIT	MNIST
Layer type	CNN	RNN (LSTM)	FC



Block-size/bit-precision scaling





	Specifications			
Technology	65nm 1P8M CMOS			
Die Area	4mm × 4mm (16mm²)			
SRAM	372 KB			
Supply Voltage	0.78V ~ 1.1V			
Frequency	~ 200MHz			
Data Type	FP8, FP16			
Power	43.1mW @ 0.78V, 50MHz			
(mW)	367mW @ 1.1V, 200MHz			
		FP16	FP8	
Power Efficiency	50MHz, @0.78V	1.74 -15.6* TFLOPS/W	3.48-25.3* TFLOPS/W	
[IFLOPS/W]	200MHz, @1.1V	0.817-7.32* TFLOPS/W	1.63-11.9* TFLOPS/W	

*Effective TFLOPS/W with 90% Input Sparsity



er-ch.

n radient)

hrach

CUM







What role does hardware play in deep learning?





Speed up training

GPUs are optimized to do linear algebra on floating-point data Huge memory bandwidth

Tensor processing unit (TPU) 8-bit ASIC

NVIDIA Tesla V100

Google TPU 3.0

What role does hardware play in deep learning?

nce • Ultra-Low Power • On-Device Al Applica







Low-energy inference

Mobile GPUs Special-purpose ASICs Microcontrollers (tinyML) FPGAs

W. J. Gross and B. H. Meyer, EPEPS 2019

Class Probabilities



- Let's look at the problem of classifying an input into one of several classes
- We first show the classifier many examples of input where we already know the class (training set)
 - The classifier "learns" how to classify the elements in the training set
 - Once the training is complete, you can present a new input to the classifier (not from the training set) and it should do a good job at correctly classifying it

Neurons



Nonlinear activation functions

- Sigmoid, tanh()
 - Slow due to exp()
 - "vanishing gradient"

• Rectified linear unit (ReLU)





Fully connected neural networks



Fully connected neural networks



Back Propagation

- ٠ y ho h₁ hm - - -٠ x0 ×1 х2 xn
- Goal: To find w' and w while minimizing the loss function L
- In other words, we want to compute the following equations:

$$w'^{t+1} = w'^t - \eta \frac{\partial L}{\partial w'}$$

$$w^{t+1} = w^t - \eta \frac{\partial L}{\partial w}$$

• Apply the chain rule:

$$\frac{\partial L}{\partial w'} = \frac{\partial L}{\partial y} \cdot \frac{\partial y}{\partial b} \cdot \frac{\partial b}{\partial w'}$$
$$\frac{\partial L}{\partial w} = \frac{\partial L}{\partial y} \cdot \frac{\partial y}{\partial b} \cdot \frac{\partial b}{\partial h} \cdot \frac{\partial h}{\partial a} \cdot \frac{\partial a}{\partial w}$$



Convolutional Neural Networks

Scan (convolve) neural network over input to detect same feature in different places







Deep networks

• Hidden layers can learn hierarchical features

































Pooling

Use mean or max to downsample feature maps

- Reduces computation (without throwing away info)
- Improves translational invariance



Fully-connected layers

Reshape last CONV output into feature vector



FC layer is equivalent to CONV layer, with

- filter with same size as the input
- no padding
CONV + POOL + RELU + FC = ConvNet

• Train end-to-end using backpropagation + stochastic gradient descent



Typical hyperparameters

- 3x3 filters
- Stride 1
- 2x2 max pooling
- 64 filters



Where is the cost?

(not counting biases) INPUT: [224x224x3] memory: 224*224*3=150K params: 0 CONV3-64: [224x224x64] memory: **224*224*64=3.2M** params: (3*3*3)*64 = 1,728 Note: CONV3-64: [224x224x64] memory: 224*224*64=3.2M arams: (3*3*64)*64 = 36,864 POOL2: [112x112x64] memory: 112*112*64=800K params: 0 Most memory is in CONV3-128: [112x112x128] memory: 112*112*128=1.6M params: (3*3*64)*128 = 73,728 early CONV CONV3-128: [112x112x128] memory: 112*112*128=1.6M params: (3*3*128)*128 = 147,456 POOL2: [56x56x128] memory: 56*56*128=400K params: 0 CONV3-256: [56x56x256] memory: 56*56*256=800K params: (3*3*128)*256 = 294,912 CONV3-256: [56x56x256] memory: 56*56*256=800K params: (3*3*256)*256 = 589,824 CONV3-256: [56x56x256] memory: 56*56*256=800K params: (3*3*256)*256 = 589,824 POOL2: [28x28x256] memory: 28*28*256=200K params: 0 CONV3-512: [28x28x512] memory: 28*28*512=400K params: (3*3*256)*512 = 1,179,648 CONV3-512: [28x28x512] memory: 28*28*512=400K params: (3*3*512)*512 = 2,359,296 CONV3-512: [28x28x512] memory: 28*28*512=400K params: (3*3*512)*512 = 2,359,296 POOL2: [14x14x512] memory: 14*14*512=100K params: 0 Most params are CONV3-512: [14x14x512] memory: 14*14*512=100K params: (3*3*512)*512 = 2,359,296 in late FC CONV3-512: [14x14x512] memory: 14*14*512=100K params: (3*3*512)*512 = 2,359,296 CONV3-512: [14x14x512] memory: 14*14*512=100K params: (3*3*512)*512 = 2,359,296 POOL2: [7x7x512] memory: 7*7*512=25K params: 0 FC: [1x1x4096] memory: 4096 params: 7*7*512*4096 = 102,760,448 FC: [1x1x4096] memory: 4096 params: 4096*4096 = 16,777,216 FC: [1x1x1000] memory: 1000 params: 4096*1000 = 4,096,000 TOTAL memory: 24M * 4 bytes ~= 93MB / image (only forward! ~*2 for bwd) TOTAL params: 138M parameters

Deep learning processors



- GPUs most commonly used compute engine for DNNs
- Specialized hardware can be designed for more efficient processing
 - e.g. Intel Knights Landing CPU has special vector instructions for deep learning
 - NVIDIA PASCAL GP100 GPU has 16-bit floating point arithmetic to perform two FP16 operations on a single-precision core
- Fundamental operation in DNN (both CONV and Fully-connected layers) is multiply-and-accumulate (MAC)

Parallelizing MACs

Temporal Architecture (SIMD/SIMT)

Memor	y Hierarc	hy	
Regist	er File		+
<u> </u>	<u> </u>	<u> </u>	<u> </u>
ALU	ALU	ALU	ALU
ALU	ALU	ALU	ALU
ALU	ALU	ALU	ALU
ALU	ALU	ALU	ALU
Contro			

Spatial Architecture (Dataflow Processing)



• CPUs, GPUs

Μ

- Vectors (SIMD) or parallel threads (SIMT)
- Centralized control -large number of ALUs
- ALUs only comm**Eintees**e with the membrout fmaps •
 hierarchy and not can her

X

CHW

 Goal: reduce multiplications to increase throughput

- ASIC / FPGA
- Processing chain with local interconnection
- ALU +Outpluthemaps=PE

Μ

 Goal: reuse data from low-cost memories in herarchy to reduce energy consumption

- Toeplitz Matrix

 Chnl 1
 Chnl 2
 (w/ redundant data)

 Filter 1
 1
 2
 3
 4
 1
 2
 3
 6
 1
 1
 2
 3
 4
 1
 1
 2
 3
 6
 4
 5
 7
 8
 5
 6
 8
 9
 Chnl 1

 - DRAM access require several OOM higher energy than computation
 - Spatial architectures reduce energy cost for data movement by using several memories of lower-cost local memory hierarchy



Input Data Reuse



 Partial sum accumulation can be done in local memory.

Compilation



Weight Stationary (WS)



- Minimize the number of memory accesses to weights
- Maximize filter reuse of weights
- Requires parallel access to input pixels
- Examples:
 - NeuFlow¹
 - Park²

[1] Farabet et al., "NeuFlow: A runtime reconfigurable dataflow processor for vision," CVPR 2011 WORKSHOPS, 2011.

[2] Park et al., "A 1.93TOPS/W Scalable Deep Learning/Inference Processor with Tetra-Parallel MIMD Architecture for Big-Data Applications," ISSCC 2015.

Output Stationary (OS)



- Minimize read/write accesses for partial sum
- Maximize local accumulation
- Requires parallel access to weights
- Examples:
 - ShiDianNao¹
 - Gupta²

Z. Du *et al.*, "ShiDianNao: Shifting vision processing closer to the sensor," ISCA, 2015.
 S. Gupta et al., "Deep learning with limited numerical precision," ICML, 2015.

Row Stationary (RS): 1-D Convolution in PE



Row Stationary (RS): 2-D Convolution in PE



- To perform 2-d convolutions, arrange PEs in a 2-D form
- Each PE performs a row-wise convolution

Row Stationary (RS)



• Veritical partial sum accumulation across PEs

Y. Chen et al., "Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks," ISCA, 2016.

Row Stationary (RS)



• Horizontal filter row reuse across PEs

Y. Chen et al., "Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks," ISCA, 2016.

Row Stationary (RS)



• Diagonal image row reuse across PEs



Motivation:

- Reduce the gap between the peak performance and run-time performance of state-of-the-art accelerators
- Maximize arithmetic intensity

FEIE

- Reduces gap between peak and actual performance on a wide variety of models
- Maximize filter reuse
- Maximize image reuse
- First architecture that allows skipping noncontributory computations in edge computing
 - Uses very low memory bandwidth (e.g. 64-bits memory interface).

		1st Row of Output Map							:	2nd Row o	f Output N	1ap	
				Ρ	sum					Р	sum		
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12
CC #1	X1	W1											
CC #2	X2	W2	W1										
CC #3	Х3	W3	W2	W1									
CC #4	X4		W3	W2	W1								
CC #5	X5			W3	W2	W1							
CC #6	X6				W3	W2	W1						
CC #7	X7					W3	W2						
CC #8	X8						W3						
CC #9	X9							W1					
CC #10	X10							W2	W1				
CC #11	X11							W3	W2	W1			
CC #12	X12								W3	W2	W1		
CC #13	X13									W3	W2	W1	
CC #14	X14										W3	W2	W1
CC #15	X15											W3	W2
CC #16	X16												W3



- Exploit time division multiplexing to perform convolutions
- The width of weight vector and the stride denote the number of required PEs (which is 3 in this example)
- Inputs are shared among all PEs
- Weights are multiplexed and passed to each PE using shift registers

X1	X2	Х3	X4	X5	X6	Х7	X8		\M/1	W/2	W/3	_
Х9	X10	X11	X12	X13	X14	X15	X16	*	~~	VV 2	VV 5	

Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1st Row of Output Map							2nd Row o	2nd Row of Output Map					
				Р	sum					Р	sum					
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12			
CC #1	X1	W1														
CC #2	X2	W2	W1													
CC #3	Х3	W3	W2	W1												
CC #4	X4		W3	W2	W1											
CC #5	X5			W3	W2	W1										
CC #6	X6				W3	W2	W1									
CC #7	X7					W3	W2									
CC #8	X8						W3									
CC #9	Х9							W1								
CC #10	X10							W2	W1							
CC #11	X11							W3	W2	W1						
CC #12	X12								W3	W2	W1					
CC #13	X13									W3	W2	W1				
CC #14	X14										W3	W2	W1			
CC #15	X15											W3	W2			
CC #16	X16												W3			



• Input pixels are read sequentially

X1	X2	Х3	X4	X5	X6	X7	X8		14/1] _	Psum1	Psum2	
X9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV Z	VV 3] —	Psum7	Psum8	

Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

				1st Row of	1st Row of Output Map						f Output N	lap	
				P	sum					Р	sum		
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12
CC #1	X1	W1											
CC #2	X2	W2	W1										
CC #3	Х3	W3	W2	W1									
CC #4	X4		W3	W2	W1								
CC #5	X5			W3	W2	W1							
CC #6	X6				W3	W2	W1						
CC #7	Х7					W3	W2						
CC #8	X8						W3						
CC #9	X9							W1					
CC #10	X10							W2	W1				
CC #11	X11							W3	W2	W1			
CC #12	X12								W3	W2	W1		
CC #13	X13									W3	W2	W1	
CC #14	X14										W3	W2	W1
CC #15	X15											W3	W2
CC #16	X16												W3



X1	X2	Х3	X4	X5	X6	X7	X8		14/1			_	Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Х9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV3		Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

				1st Row of	Output N	lap		2nd Row of Output Map						
				Ps	sum					Р	sum			
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								
CC #6	X6				W3	W2	W1							
CC #7	Х7					W3	W2							
CC #8	X8						W3							
CC #9	Х9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1												•



The first partial sum is ready after 3 clock cycles.

• Next partial sums are generated after the third clock cycle in a pipelined manner.

X1	X2	Х3	X4	X5	X6	X7	X8		\\/1	\M/2	\ \ /2
Х9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV Z	VV 5

Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	st Row of	Output M	lap			:	2nd Row o	f Output N	lap		
				P	sum					Р	sum]
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								
CC #6	X6				W3	W2	W1							
CC #7	Х7					W3	W2							
CC #8	X8						W3							
CC #9	Х9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2											



X1	X2	Х3	X4	X5	X6	Х7	X8	_	NA/1	14/2			Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Х9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV Z	VV3	—	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	st Row of	Output N	lap			:	2nd Row o	f Output N	lap		
				Ps	um					Р	sum]
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	-
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								,
CC #6	X6				W3	W2	W1							
CC #7	X7					W3	W2							
CC #8	X8						W3							
CC #9	Х9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2	Psum3										



X1	X2	Х3	X4	X5	X6	Х7	X8		\A/1	14/2	14/2		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
X9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV3	—	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	st Row of	Output Ma	ар			:	2nd Row o	f Output N	lap		
				Ps	um					Ρ	sum]
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								
CC #6	X6				W3	W2	W1							
CC #7	X7					W3	W2							
CC #8	X8						W3							
CC #9	Х9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3]
		Psum1	Psum2	Psum3	Psum4									



X1	X2	Х3	X4	X5	X6	Х7	X8	_	14/1	14/2			Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
X9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV 3	=	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			:	1st Row o	f Output M	lap				2nd Row o	of Output N	Лар	
				P	sum					Ρ	sum		
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12
CC #1	X1	W1											
CC #2	X2	W2	W1										
CC #3	X3	W3	W2	W1									
CC #4	X4		W3	W2	W1								
CC #5	X5			W3	W2	W1							
CC #6	X6				W3	W2	W1						
CC #7	X7					W3	W2						
CC #8	X8						W3						
CC #9	X9							W1					
CC #10	X10							W2	W1				
CC #11	X11							W3	W2	W1			
CC #12	X12								W3	W2	W1		
CC #13	X13									W3	W2	W1	
CC #14	X14										W3	W2	W1
CC #15	X15											W3	W2
CC #16	X16												W3
		Psum1	Psum2	Psum3	Psum4	Psum5							



Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

PE #3

			1	Lst Row of	Output Ma	ар			2	2nd Row o	f Output N	1ap	
				Ps	um					P	sum		
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12
CC #1	X1	W1											
CC #2	X2	W2	W1										
CC #3	Х3	W3	W2	W1									
C #4	X4		W3	W2	W1								
C #5	X5			W3	W2	W1							
C #6	X6				W3	W2	W1						
#7	X7					W3	W2						
#8	X8						W3						
#9	Х9							W1					
#10	X10							W2	W1				
#11	X11							W3	W2	W1			
#12	X12								W3	W2	W1		
#13	X13									W3	W2	W1	
2 #14	X14										W3	W2	W1
. #15	X15											W3	W2
C #16	X16												W3
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6						



X1	X2	Х3	X4	X5	X6	X7	X8	_	14/1				Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Х9	X10	X11	X12	X13	X14	X15	X16	*		VV2	VV 3] =	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	lst Row of	Output Ma	ар			:	2nd Row o	f Output N	1ap		
				Ps	um					Р	sum			
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								YQ
CC #6	X6				W3	W2	W1							
CC #7	Х7					W3	W2							
CC #8	X8						W3							
CC #9	Х9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6							



X1	X2	Х3	X4	X5	X6	X7	X8		14/1		14/2	_	Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
X9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV 3	=	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	st Row of	Output Ma	ар			:	2nd Row o	f Output N	lap		
				Ps	um					Р	sum			
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								•
CC #6	X6				W3	W2	W1							
CC #7	Х7					W3	W2							
CC #8	X8						W3							
CC #9	Х9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6							



X1	X2	Х3	X4	X5	X6	X7	X8	_	14/1	14/2			Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Х9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV3	=	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	lst Row of	Output Ma	ар			:	2nd Row o	f Output N	lap		
				Ps	um					Р	sum			
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								
CC #6	X6				W3	W2	W1							
CC #7	Х7					W3	W2							
CC #8	X8						W3							
CC #9	X9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6	Psum7						



X1	X2	Х3	X4	X5	X6	X7	X8	_	14/1			_	Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Х9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV 3		Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	lst Row of	Output Ma	ар			2	nd Row o	f Output M	ар		
				Ps	um					Р	sum			
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								
CC #6	X6				W3	W2	W1							
CC #7	Х7					W3	W2							
CC #8	X8						W3							
CC #9	X9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6	Psum7	Psum8					



ſ	X1	X2	Х3	X4	X5	X6	Х7	X8		14/1		14/2	1 _	Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Ī	X9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV 3] =	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	Lst Row of	Output Ma	ар			2	nd Row of	Output N	lap		
				Ps	Ps	um								
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								•
CC #6	X6				W3	W2	W1							
CC #7	Х7					W3	W2							
CC #8	X8						W3							
CC #9	X9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6	Psum7	Psum8	Psum9				



X1	X2	Х3	X4	X5	X6	X7	X8	_	14/1			_	Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Х9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV 3	=	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	st Row of	Output Ma	ар			2	nd Row of	Output Ma	ар		
				Ps	um					Ps	sum			
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	X3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								
CC #6	X6				W3	W2	W1							
CC #7	X7					W3	W2							
CC #8	X8						W3							
CC #9	X9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6	Psum7	Psum8	Psum9	Psum10			



X1	X2	Х3	X4	X5	X6	Х7	X8		NA/1				Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Х9	X10	X11	X12	X13	X14	X15	X16	*	VVI	VV2	VV3	=	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	st Row of	Output Ma	ар			2	nd Row of	Output Ma	ар		
				Ps	um					Ps	um]
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	1
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								X
CC #6	X6				W3	W2	W1							
CC #7	X7					W3	W2							
CC #8	X8						W3							
CC #9	X9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	1
CC #15	X15											W3	W2	
CC #16	X16												W3]
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6	Psum7	Psum8	Psum9	Psum10	Psum11]



X1	X2	;	ХЗ	X4	X5	X6	Х7	X8		 W/2	14/2	1 _	Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
X9	X10	0	X11	X12	X13	X14	X15	X16	*	 VV2	VV 3] =	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

			1	Lst Row of	Output Ma	ар		2	nd Row of	Output M	ар			
		Psum Psum												
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12	
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								X1
CC #6	X6				W3	W2	W1							
CC #7	Х7					W3	W2							
CC #8	X8						W3							
CC #9	Х9							W1						
CC #10	X10							W2	W1					
CC #11	X11							W3	W2	W1				
CC #12	X12								W3	W2	W1			
CC #13	X13									W3	W2	W1		
CC #14	X14										W3	W2	W1	
CC #15	X15											W3	W2	
CC #16	X16												W3	
		Psum1	Psum2	Psum3	Psum4	Psum5	Psum6	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12	



X1	X2	Х3	X4	X5	X6	X7	X8		W/1	W/2	
X9	X10	X11	X12	X13	X14	X15	X16	*	***	~~~	

Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

Sparsity in Activations



- The use of ReLU as an activation function is a common choice in state-of-the-art CNNs
- ReLU layer lets positive values pass through while converting any negative input to zero.
- Avoiding the computations of zero-valued activations significantly speed up the process
- Examples of zero-skipping accelerators specialized for the inference computations in the cloud (large memory bandwidth):
 - Cnvlutin¹
 - SCNN²

[1] J. Albericio et al., "Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing," ISCA, 2016.

[2] A. Parashar et al., "SCNN: An accelerator for compressed-sparse convolutional neural networks," ISCA 2017.

Skipping Noncontributory Computations in FEIE

W3

=

			:	1st Row of	Output M	lap	2nd Row of Output Map								
				P	sum		Psum								
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#6	#7	#8	#9	#10	#11	#12		
CC #1	X1	W1													
CC #2	X2	W2	W1												
CC #3	Х3	W3	W2	W1											
CC #4	X4		W3	W2	W1										
CC #5	X5			W3	W2	W1									
CC #6	0				W3	W2	W1								
CC #7	0					W3	W2								
CC #8	0						W3								
CC #9	0							W1							
CC #10	0							W2	W1						
CC #11	0							W3	W2	W1					
CC #12	X12								W3	W2	W1				
CC #13	X13									W3	W2	W1			
CC #14	X14										W3	W2	W1		
CC #15	X15											W3	W2		
CC #16	X16												W3		
							0	0							



Performing computations on dense model requires 16 clock cycles!

X1	X2	Х3	X4	X5	0	0	0		\\\/1	10/2
0	0	0	X12	X13	X14	X15	X16	*	~~	VV2

Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

A. Ardakani, C. Condo and W. J. Gross, "Fast and Efficient Convolutional Accelerator for Edge Computing," in IEEE Transactions on Computers, 2019.

Skipping Noncontributory Computations in FEIE

	1st Row of Output Map 2nd Row of Output Map													
	Psum													
Clcok Cycles	Inputs	#1	#2	#3	#4	#5	#8	#9	#10	#11	#12			
CC #1	X1	W1												
CC #2	X2	W2	W1											
CC #3	Х3	W3	W2	W1										
CC #4	X4		W3	W2	W1									
CC #5	X5			W3	W2	W1								
CC #6	X12						W3	W2	W1					
CC #7	X13							W3	W2	W1				
CC #8	X14								W3	W2	W1			
CC #9	X15									W3	W2			
CC #10	X16										W3			



Performing computations on dense model requires 10 clock cycles only!

X1	X2	Х3	X4	X5	0	0	0	_	14/1		14/2	_	Psum1	Psum2	Psum3	Psum4	Psum5	Psum6
0	0	0	X12	X13	X14	X15	X16	*	VVI	VV2	VV 3	—	Psum7	Psum8	Psum9	Psum10	Psum11	Psum12

A. Ardakani, C. Condo and W. J. Gross, "Fast and Efficient Convolutional Accelerator for Edge Computing," in IEEE Transactions on Computers, 2019.

Performance of Convolutional Accelerators for Edge Computing



- Examples of accelerators specialized for the inference computations at the edge:
 - Eyeriss¹
 - ZASCAS (zero-skipping FEIE)²
 - ZASCAD (non-zero-skipping FEIE)²
 - DSIP³
 - EEPS⁴
- Among all accelerators, ZASCAS significantly stands out in terms of performance, energy efficiency and memory accesses.

[1] Y. Chen et al., "Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks," ISCA, 2016.

[2] A. Ardakani, C. Condo and W. J. Gross, "Fast and Efficient Convolutional Accelerator for Edge Computing," in IEEE Transactions on Computers, 2019.

[3] B. Moons et al., "An energy-efficient precision-scalable convnet processor in a 40-nm CMOS," IEEE Journal of Solid-State Circuits, 2016.

[4] J. Jo et al., "DSIP: A scalable inference accelerator for convolutional neural networks," IEEE Journal of Solid-State Circuits, 2018.
Roofline Model of Convolutional Accelerators



- In terms of arithmetic intensity, ZASCAS on AlexNet performs more operations per byte among all accelerators.
- In terms of performance, ZASCAS on ResNet-50 performs more operations regardless of memory accesses among all accelerators.

Model Compression

• Quantization

Reduce bitwidth of weights and activationsSimpler computational logicReduce memory footprint

• Pruning

•Reduce number of operations

•Reduce memory footprint

Quantization

• Full-precision representation:

• Fixed-point representation:



- To reduce the total number of bits for representation of weights and activations
 - Compression rate: 32/N
- Representing weights/activations by their sign values (i.e., N = 1) results in compression rate of 32x.

A General Quantization Method

• During training phase:

Represent **w** and **x** vectors using N bits in fixed-point format Perform forward computations of $\mathbf{y} = \Sigma \mathbf{w} \mathbf{x}$ with quantized vectors

Perform Backward computations in full-precision format

During inference phase:

Perform forward computations of $\mathbf{y} = \Sigma \mathbf{w} \mathbf{x}$ with quantized vectors

M. Courbariaux et al., "BinaryConnect: Training Deep Neural Networks with binary weights during propagations," NIPS 2015.

Binarization and Ternarization of CNNs/FCNs



Ternary networks are usually more accurate than binary networks

Z. Lin et al., "Neural Networks with Few Multiplications," ICLR, 2016.

Model Pruning



- Pruning connections
 - Connections with weight value close to zero can be removed from the network.
- Pruning nodes
 - Activations with values close to zero can be removed.

S. Han et al., "Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding," NIPS 2015.

Pruning Method



Train fully connected model

Retrain the network

Network	Top-1 Error	Top-5 Error	Parameters	Compression Rate
LeNet-300-100 Ref	1.64%	-	267K	12x
LeNet-300-100 Pruned	1.59%	-	22K	
LeNet-5 Ref	0.80%	-	431K	12x
LeNet-5 Pruned	0.77%	-	36K	
AlexNet Ref	42.78%	19.73%	61M	9x
AlexNet Pruned	42.77%	19.67%	6.7M	
VGG-16 Ref	31.50%	11.32%	138M	13x
VGG-16 Pruned	31.34%	10.88%	10.3M	

S. Han et al., "Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding," NIPS, 2015. S. Han et al., "EIE: efficient inference engine on compressed deep neural network," ISCA, 2016.